首页|期刊导航|集成电路与嵌入式系统|基于FPGA的ESC芯片冗余通信接口设计

基于FPGA的ESC芯片冗余通信接口设计OA

Design of redundant communication interface for ESC chip based on FPGA

中文摘要英文摘要

为实现EtherCAT从站控制器(ESC)的自主可控并提升其通信可靠性,设计了一种基于FPGA的冗余通信接口.该设计采用模块化架构,创新性地集成了链路冗余处理、多路数据帧转发、EtherCAT帧解析及可配置时序补偿等硬件功能模块,实现了双链路冗余备份与错误数据帧的实时检测与隔离.系统支持数据帧自动转发,通过硬件并行处理机制实现微秒级延迟.FPGA测试结果表明,该接口在单路物理链路故障时仍可正常通信,且硬件资源消耗少,有效提升了ESC通信的容错能力与实时性,为高可靠性工业通信芯片的自主研发提供了关键技术支撑.

To achieve independent controllability and enhance the communication reliability of the EtherCAT Slave Controller(ESC),this paper proposes an FPGA-based redundant communication interface.The design adopts a modular architecture with the innovative integration of hardware modules,including link redundancy processing,multi-path frame forwarding,EtherCAT frame parsing,and configurable timing compensation.It supports dual-link redundancy backup and enables real-time detection and isolation of erroneous frames.The system performs automatic frame forwarding and achieves microsecond-level latency through parallel hardware processing.FPGA test results demonstrate that the interface maintains stable communication during single-link failures while consuming minimal hardware resources.The proposed solution effectively improves the fault tolerance and real-time performance of ESC communications,laying a solid technical foundation for the independent development of high-reliability industrial communication chips.

李响;刘晖;董为轩;成元庆

北京航空航天大学 集成电路科学与工程学院,北京 100191北京航空航天大学 集成电路科学与工程学院,北京 100191||中电智能科技有限公司,北京 102200北京航空航天大学 集成电路科学与工程学院,北京 100191北京航空航天大学 集成电路科学与工程学院,北京 100191

信息技术与安全科学

EtherCATESC芯片FPGAMII接口工业以太网冗余通信

EtherCATESC chipFPGAMII interfaceindustrial Ethernetredundant communication

《集成电路与嵌入式系统》 2026 (6)

10-18,9

10.20193/j.ices2097-4191.2025.0150

评论