基于FPGA的信号发生器设计与实现OA
Design and Implementation of a Signal Generator Based on FPGA
直接数字频率合成技术(DDS)具有频率分辨率高、转换速度快、相位连续等优点,在无线通信、卫星导航、电子侦察等领域被广泛应用.该研究利用 DDS技术和开发工具 ModelSim SE和 Quartus Ⅱ 13.0,并结合硬件描述语言Verilog HDL,完成了信号发生器的设计、仿真及在线逻辑调试与分析.系统可实现:输出正弦波、三角波和方波;可通过按键调节信号的频率、幅度和占空比;输出信号可用示波器观测.经仿真和实测验证,输出频率范围为 1 Hz～1 MHz,输出峰峰值幅度在 0～6.4 V范围内连续可调,占空比 0%～100%连续可调.系统的实现为学生学习现场可编程逻辑门阵列(FPGA)课程提供了一个可供参考的教学案例.
Direct digital synthesis(DDS)technology offers advantages such as high frequency resolution,fast switching speed,and continuous phase.Consequently,it is widely applied in fields such as wireless communication,satellite navigation,and electronic reconnaissance.Using DDS technology,along with development tools ModelSim SE and Quartus Ⅱ 13.0 and the hardware description language Verilog HDL,this study completed the design,simulation,and online logic debugging and analysis of the signal generator.The system is capable of:outputting sine,triangular,and square waves;adjusting signal frequency,amplitude,and duty cycle via buttons;and observing the output signal using an oscilloscope.Simulation and practical verification show that the output frequency ranges from 1 Hz to 1 MHz,the output peak-to-peak amplitude is continuously adjustable within 0～6.4 V,and the duty cycle is continuously adjustable from 0%to 100%.The implementation of the system provides a referable teaching case for students to learn Field Programmable Gate Array(FPGA)courses.
程春雨;谭锦;贺鑫;吴振宇;谢艾林
大连理工大学 控制科学与工程学院,大连 116024大连理工大学 控制科学与工程学院,大连 116024清华大学 网络科学与网络空间研究院,北京 100084大连理工大学 创新创业学院,大连 116024东北大学 信息科学与工程学院,沈阳 110819
社会科学
FPGA信号发生器Verilog HDL实验教学案例
FPGAsignal generatorVerilog HDLexperimental teaching case
《实验科学与技术》 2026 (3)
68-75,8
教育部基本科研业务项目(DUT24BK004)教育部本科教学质量工程项目(ZL2023040,ZL2022118,ZL2021235).
评论